Abstract-This paper deals with the design of low-power highperformance continuous-time filters. The proposed operational transconductance amplifier architecture employs current-reuse differential difference amplifiers in order to produce more powerefficient G m −C filter solutions. To demonstrate this, a sixthorder low-pass Butterworth filter was designed in a 0.18-μm CMOS, achieving a 65-MHz −3-dB frequency, an in-band inputreferred third-order intercept point of 12 dBm, and an inputreferred noise density of 40 nV/Hz 1/2 , while only consuming 8.07 mW from a 1.8-V supply and occupying a total chip area of 0.21 mm 2 with a power consumption of only 1.19 mW per pole.
I. INTRODUCTION
A NALOG filters are common blocks used in many systems. For high-frequency bandwidths, G m −C filters are preferred for medium linearity applications [1] . One of the main disadvantages of G m −C filters is their limited linearity; since each amplifier operates in an open loop, large-voltage swing appears at each amplifier input. Several techniques have been reported to improve the linearity of the operational transconductance amplifier (OTA) [2] - [5] . In almost all of the G m −C implementations, the focus is put only into the OTA cell to improve the linearity; little innovation is typically done in the system-level architecture of the filter to reduce the noise or power consumption.
For systems requiring medium resolution, usually, power consumption and noise performance are more critical design parameters than linearity; this is the target of the proposed filter's approach. In this brief, the current-reuse concept [6] , [7] is applied to differential difference amplifiers (DDAs) in order to reduce the power consumption in G m −C biquadratic filters. A 65-MHz sixth-order low-pass filter achieving an inputreferred noise density of 40 nV/Hz 1/2 and an input-referred third-order intercept (IIP3) of 12 dBm, and consuming 8.1 mW from a 1.8-V supply is presented.
II. CONTINUOUS-TIME FILTERS EMPLOYING DDAS
The DDA was suggested in [8] as a versatile building block offering a pair of differential inputs sharing the same output (dual input and single output). The availability of multiple inputs makes this analog block attractive for a number of applications such as filters [9] , amplifiers [10] , common-mode feedback circuits [11] , and input stages of fast comparators needed in a variety of analog-to-digital converters [12] . The simplified schematic of the single-stage fully differential architecture is depicted in Fig. 1 . Two differential pairs process the differential input signals with the drains of each differential pair being connected at the output, leading to the differential current given by
where G mi is the small signal transconductance of the transistors M i , determined by the bias current and transistor dimensions.
The major drawbacks in OTA-C filters, including realizations with DDAs, are as follows. One is the significant noise contribution of the current sources used to compensate the dc needed at the drain of the transistors; notice that the differential outputreferred current noise density due to these current sources is approximately equal to 8kT γG mp A 2 /Hz with the bias current source being equal to 0.5(I B1 + I B2 ) and G mp being the transconductance of the bias current sources. The other drawback is that the power efficiency of OTA-C architectures is 1549-7747 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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poor. The maximum ac voltage swing is limited by the linearity requirements that usually limit the signal magnitude to be less than the overdrive voltage of the transistors of the differential pairs; thus, the voltage efficiency defined in this brief as the ratio of the peak value of the signal to the supply voltage is usually small, e.g., less than 20% for medium linearity applications. With the aim of having first-order results, let us consider the case of a single-stage OTA employing a differential pair. The first-order estimation of the third-order harmonic distortion HD 3 leads to the following result for long-channel devices [1] :
where v in is the amplitude of the input signal, and V DSAT is the transistor's overdrive voltage. Thus, for HD 3 < −40 dB, the ratio of the input signal amplitude to the overdrive voltage is limited to v in /V DSAT < 0.5. Assuming the quadratic model for long-channel devices and (2), then the OTA power efficiency PE can be obtained as
According to (3), the OTA PE is around 10% for the case of HD 3 = −40 dB (= 0.01) and V DSAT /V DD = 0.3/1.8, but is only 1% for the case of HD 3 = −60 dB. Source degeneration and other linearization techniques improve the voltage efficiency at the expense of a decrement in both current efficiency and voltage gain, as well as an increase in noise level. Unfortunately, large source degeneration factors might not be feasible for advanced technologies where the power supplies are limited. On the other hand, current-reuse techniques improve the OTA power efficiency since the same bias current is used for multiple purposes. In this brief, the use of a current-reuse dual-input topology is proposed.
III. CURRENT-REUSE G m CELLS FOR BIQUADRATIC FILTERS
One of the main issues of a biquad filter is that each implemented OTA is power hungry and noisy. Most of the research on biquad filters is focused on optimizing the design of the OTA by improving the linearity and attempting to reduce the power consumption; however, as predicted by (3), design tradeoffs limit its power efficiency.
In G m −C filter realizations, such as the biquad shown in Fig. 2 , each of the OTAs is composed of a voltage-to-current converter that is usually based on the conventional differential pair (CDP), as shown in Fig. 3(a) . The n-type CDP realizes the voltage-to-current conversion, whereas the p-type transistors are used as current sources to bias the arms of the CDP. Although the CDP is an efficient voltage-to-current converter, the power dissipated by the p-type transistors is not used for signal processing, thus reducing the circuit's power efficiency; the noise introduced by the p-type transistors also reduces the OTA's signal-to-noise ratio.
In Fig. 3(b) , we show the complementary dual-differentialpair (DDP)-based transconductor, which employs both n-type and p-type differential pairs. If the DDP is designed to have the same transconductance as the CDP of Fig. 3(a) , and assuming that each differential pair provides equal transconductance, then the current of the DDP can be halved. The output noise current is reduced from the CDP case since both of the noise contributors are halved. One downside is that the input capacitance increases.
The current-reuse DDA topology is shown in Fig. 3(c) . This topology uses the same amount of current as the CDP to produce the desired transconductance; however, the p-type transistors are arranged to produce a second transconductance that can be used in the biquad filter to make it more efficient. The DDA topology produces two transconductors for the same bias current as the CDP, therefore reducing the average power per OTA by half. Table I compares the various performance metrics of the three topologies. In this table, it is assumed that the overdrive voltage is maintained constant for all transistors. The CDP employs two bias currents, which contribute to 50% of the power and noise but not to signal power. The DDP topology is more efficient in terms of power due to the bias current being reused, which results in a 50% reduction in power consumption for the same transconductance gain compared with the conventional differential pair case. The input capacitance of the DDP OTA approximately doubles compared with the CDP since μ n is approximately three times μ p for modern technologies, and C gs1 is around 50% that of the conventional architecture due to the reduced bias current used. Although the output noise density of the DDP is approximately half that of the DDA, the total noise will be approximately equal since two DDPs must be used for the same functionality as the DDA architecture. For the DDA architecture, the input capacitance for the biquad filter is similar to the CDP if the n-type differential pair is used. In the proposed biquadratic filter, the small capacitance n-type differential pair is used as the input stage to reduce loading in the preceding stage, whereas the p-type differential pairs with larger capacitance are used for internal filter nodes, where the capacitance can be easily absorbed.
The natural frequency ω 0 of a G m −C biquad filter is proportional to the product of two transconductances. In a CDP-based biquad using n-type differential pairs, the process variations affect the g mn of each differential pair almost equally as long as proper layout techniques are used. This causes ω 0 to shift up or down in frequency with process variations. In the proposed topology, ω 0 will be the product of a p-and n-type transconductances. Fig. 4 shows how the probability density function (pdf) of the normalized products of g 2 mn versus g mn × g mp changes with process variations according to Monte Carlo simulations. As can be seen, the product involving both the n-and p-type transconductors has less variation and therefore a more stable ω 0 . Since the n-and p-type transconductances do not track each other with process variations, one may increase while the other decreases, reducing the standard deviation of their product.
One drawback of biasing the two differential pairs with the same current is that design freedom becomes limited. If the bias current is set to provide the desired g m for one of the differential pairs, only the transistor dimensions can be changed for the second differential pair, which affects the linear range. This drawback is somewhat alleviated by adding source degeneration resistors, which give an extra design variable, as shown in the following section.
IV. CIRCUIT IMPLEMENTATION
The transistor-level schematic of the implemented currentreuse biquad is shown in Fig. 5 . A differential pair with source degeneration is used to implement the OTA. Since linearity is relaxed for our application, no additional linearization techniques are used because they would likely increase power consumption and hinder noise performance. The nMOS input OTA is biased with a pMOS differential pair with source degeneration that acts as the feedback OTA from Fig. 2 . The design uses a split tail-current design in order to not encounter the voltage drop across the source degeneration resistors, which was found not to be possible due to limited voltage headroom. Unfortunately, the noise of the bias current source I B1 contributes to the differential OTA output noise; this drawback, however, may not be very significant as demonstrated in the following section. The full biquad filter in Fig. 2 was implemented using two DDAs with the pMOS inputs receiving the output from the opposite DDA. The second n-type differential pair realizes the biquad lossy element that determines the filters' Q-factor.
The transfer function of the implemented circuit is equal to the classical biquad circuit implementation of Fig. 2 
H(s)
where G mi is the overall transconductance gain of the ith source-degenerated differential pair. The common-mode detector needed for the CMFB is noninvasive to the output avoiding extra-resistive loading that can reduce the gain of the OTAs and limit their bandwidth due to extra parasitic capacitance. The realization of the CMFB amplifier is discussed in the following section.
C. Power Efficiency
The primary benefit of the proposed current-reuse biquad is the reduced current consumption, which will double the power efficiency of the proposed topology if the voltage swing can be accommodated without increasing the power supply. In principle, the voltage swing of the DDA can be as large as the threshold voltage V TH of the transistors if the OTA's input and output signals are around 90
• out of phase, but the signal swing could be limited to V TH /2 if they are around 180
• out of phase. Fortunately, in the case of filters with low Q (less than 1), the signal swing at the filter's internal nodes is less than or equal to the signal swing at the input, which alleviates these issues. In addition, in filters such as that shown in Fig. 2 , the node V x is approximately 90
• out of phase with respect to the input and output signals, which helps to avoid signal saturation.
B. Noise
The DDA implementation reduces the input-referred noise without the need of additional power or increasing the area. In order to have a fair comparison in the noise performance of a biquad filter using DDAs and one using current-source-loaded differential pairs, it is useful to look at the noise performance of just a single OTA in the system. Fig. 6 shows the included noise sources for one of the OTAs in the DDA current-reuse topology. Only the nMOS transistors with their noise sources are included because the pMOS transistors are all used to create a separate transconductor. The differential-input-referred noise of the transconductor is given in (5) as follows:
where g mB1 is the transconductance of the bias transistor M B1 , and N R is the source degeneration factor g m1 R 1 . To compare the noise with that of a current-source-loaded differential pair with source degeneration using the same split tail-current topology, the input-referred noise can be derived as in (6) , where the only difference is the rightmost term in the bracket which is the noise from the bias current source. As shown in (5) and (6), the proposed topology will reduce the input-referred noise of the filter. As aforementioned, it was necessary to split the tail-current source in order to alleviate the voltage drop on the source degeneration resistor since the input common-mode voltage needs to be in the middle of the supply rails. For a current-source-loaded OTA, it would be possible to raise the input common-mode voltage, which would allow the tail current to be placed between the sourcedegeneration resistors. In this case, the noise from the tailcurrent source would only be a common-mode noise (ignoring differential mode noise due to mismatch), which would set the third term in the brackets in (6) to zero; the noise would thus be approximately equal to that of (5), i.e., the DDA case.
C. Common-Mode Feedback
In order to reduce the Q variations, high gain from the OTA is desired. As shown in Fig. 5 , the implemented CMFB avoids the loading of the output nodes by sensing the commonmode voltage from the node between the source degeneration resistors. The implemented OTA to compensate for commonmode variations is shown in Fig. 7(a) , which is based on the topology presented in [13] with the capacitor C cm1 added to further improve the phase margin by introducing an additional left-hand plane zero at
which adds positive phase at high frequencies. C cm1 merges the two nodes across its terminals, reducing the relative effects of the other CMFB loop poles at high frequencies. Notice that C cm1 also introduces a negative capacitance at V fb , which further moves the parastic pole at that node to higher frequencies. The purpose of R cm and C cm2 is as follows: 1) R cm makes transistors M 4 operate as a current mirror to properly bias M 3 while reducing the ac signal at medium and high frequencies; and 2) C cm2 makes the right-hand side M 4 transistor operate with its drain-gate connection shorted using C cm2 . This connection results in a low-impedance node determined by 1/g m4 at high frequencies; therefore, the pole at the right-hand side of the M 3 differential pair is shifted to high frequencies. Fig. 7(b) illustrates how the reference voltage for the CMFB amplifier is generated by using a replica circuit. The error amplifier EA used in the replica circuit is the OTA from Fig. 7(a) without the additional transistors M 5 .
V. EXPERIMENTAL RESULTS
As a proof of concept, a sixth-order Butterworth G m −C filter was fabricated in a 180-nm CMOS process using a total chip area of 0.21 mm 2 . Fig. 8 shows the microphotograph of the fabricated filter.
The measured magnitude response of the filter is shown in Fig. 9 . The upper corner frequency is 65 MHz.
To test the linearity of the filter, two input tones were applied at 39.5 and 40.5 MHz. The fundamental and thirdorder components were measured and plotted in Fig. 10 . The The results of this brief are compared with that of previously published results in Table II with the figure of merit (FoM) used defined as
where f −3 dB,MHz is the −3 dB frequency in megahertz, N is the filter order, P mW is the filter's power consumption in megawatts, and v n,in is the input-referred noise density in nV/Hz 1/2 . It is seen that this brief compares favorably with the state of the art. In [5] , a higher FoM is achieved by having a low input-referred noise. This is achieved at the expense of silicon area due to the large capacitors used. The proposed topology uses five times less silicon area for twice the filter order when compared with [5] .
VI. CONCLUSION
A G m −C filter has been designed for low-power applications. The power efficiency was optimized by 50% over conventional architectures. The architecture was implemented with a current-reuse technique that allows biasing two OTAs with the same dc. With the implementation of the current-reuse technique, the need of extra bias current sources is avoided. Additionally, the noise performance is improved since fewer transistors will be contributing to the filter's noise. Source degeneration resistors were used to improve the circuit's linearity. The CMFB circuitry measures the common-mode signal from the source degeneration resistors and thus does not load the OTA output. The filter was implemented in Jazz 0.18-μm silicon-on-insulator CMOS and achieves the best power consumption per filter pole and FoM compared with previously reported results.
